A matrix data processor is implemented wherein data elements are stored in physical
registers and mapped to logical registers. After being stored in the logical registers,
the data elements are then treated as matrix elements. By using a series of variable
matrix parameters to define the size and location of the various matrix source
and destination elements, as well as the operation(s) to be performed on the matrices,
the performance of digital signal processing operations can be significantly enhanced.