A system for controlling asynchronous updates to a register, the system
including a generally accessible register that is asynchronously
updateable by hardware and software. The system also includes protection
logic that is in communication with the register. The protection logic
includes circuitry to prevent a hardware update to the register from
being overwritten by a software update.