A method of controlling access to a control register of a microprocessor.
The method of controlling access to a control register of a processor
having a normal execution mode and a secure execution mode may include
storing state and mode information in the control register, allowing a
software invoked write access to modify the state and mode information
within the control register during the normal execution mode and
selectively inhibiting the software invoked write access during the
secure execution mode.