A synchronization scheme is provided for a multiprocessor system. In
particular, a processor includes a buffer sync controller. The buffer
sync controller is operative to allow or deny access by a subprocessor to
shared data in a shared memory, such that a processor seeking to write
data into or read data from the shared memory must ascertain certain
shared parameter data processed by the buffer sync controller.