To reduce a circuit area of a data line driving circuit. The data line
driving circuit includes a plurality of circuit blocks. A circuit block
has shift register unit circuits, logical operation unit circuits and a
control unit circuit. The control unit circuit specifies the operation
period of the corresponding circuit block on the basis of the input and
output signals of the shift register unit circuits and supplies a clock
signal and an inverted clock signal to the shift register unit circuit.