A single status register, capable of providing status for simultaneous read-while-write
operation on a flash memory array is described. The status of the memory array
is reported to the user based on two partitions. A microcontroller is used to traffic
the status register to memory array communication.