A semiconductor integrated circuit that is well-balanced between increased operating
speed and decreased power consumption caused by a leakage current. The gate cells
of the circuit comprised of low threshold voltage MOSs are used for logic gates
provided with three or more inputs, and gate cells comprised of high threshold
voltage MOSs are generally used for logic gates provided with one or two inputs,
sometimes on a case-by-case basis.