A semiconductor integrated circuit that is well-balanced between increased operating speed and decreased power consumption caused by a leakage current. The gate cells of the circuit comprised of low threshold voltage MOSs are used for logic gates provided with three or more inputs, and gate cells comprised of high threshold voltage MOSs are generally used for logic gates provided with one or two inputs, sometimes on a case-by-case basis.

 
Web www.patentalert.com

< Microelectronic devices and methods for packaging microelectronic devices

< System and method for fabricating efficient semiconductor lasers via use of precursors having a direct bond between a group III atom and a nitrogen atom

> Dry etching method and semiconductor device manufacturing method

> Semiconductor copper line cutting method

~ 00201