Techniques and mechanisms provide management of interrupt requests in a
system, such as a programmable chip system. The system may include
multiple master components and slave components. Techniques and
mechanisms are described for assigning interrupts to slave components on
a per master component basis. When a slave component initiates an
interrupt request, a master component associated with the request will
handle the interrupt without disrupting operation of other master
components in the system.