A computer implemented method for designing a semiconductor integrated
circuit includes placing dummy pattern on a second interconnection layer
positioned just above the first power line based on a placement result of
the first power line, the dummy pattern having a long axis parallel with
a direction of the first power line; and electrically connecting the
dummy pattern to the first power line, based on placement results of the
first power line and the dummy pattern.