A non-volatile memory cell comprising a first transistor and a second
transistor. The first transistor may be configured to receive an input and
a first voltage. The second transistor may be configured to receive said
input and a second voltage. The first and second transistors are generally
coupled to an output.