A memory device responsive to command signals includes multiple banks of memory arrays. Each bank includes a plurality of primary storage cells and a spare unit of spare storage cells. A detector detects an error in a first unit of the primary storage cells in a first one of the banks. A controller responsive to command signals automatically re-maps the first unit of the primary storage cells to the spare unit of storage cells, without interrupting access to memory data.

 
Web www.patentalert.com

< (none)

< Belt drive for one or more photoconductor drums

> Heat dissipating chassis member

> (none)

~ 00037