The memory device of a semiconductor chip is tested with a BIST circuit. The configuration and the method store the test results obtained by the BIST circuit. The test results are stored in the sense amplifiers of the memory device. In addition, it also possible for test programs for the BIST circuit to be stored in the sense amplifiers.

Приспособление памяти обломока полупроводника испытано с цепью BIST. Конфигурация и метод хранят результаты испытаний полученные цепью BIST. Результаты испытаний хранятся в усилителях чувства приспособления памяти. In addition, оно также по возможности для программ испытания для цепи BIST для того чтобы храниться в усилителях чувства.

 
Web www.patentalert.com

< METHOD AND CIRCUIT FOR INCLUDING PARITY BITS IN WRITE DATA OF A MASS DATA STORAGE DEVICE, OR THE LIKE, USING A 48/54 MTR (3:K) CODE CONSTRAINT, AND POST-PROCESSING CIRCUIT AND METHOD FOR PROCESSING READ BACK DATA THAT INCLUDES SAID CODE CONSTRAINT

< Method and apparatus of Viterbi detection for trellis-code

> Signal splitter and gain adjustment system for a cable data system

> Content addressable memory having prioritization of unoccupied entries

~ 00069