In a multi-threaded processor, thread priority variables are set up in memory. According to an embodiment of the present invention, several conditions are monitored so as to determine an indication of instruction side starvation may be approaching. If such starvation is approaching, the starvation is resolved upon the expiration of a threshold counter or the like.

En un procesador multi-roscado, las variables de la prioridad del hilo de rosca se instalan en memoria. Según una encarnación de la actual invención, se supervisan varias condiciones para determinar una indicación del hambre del lado de la instrucción pueda acercarse. Si tal hambre se está acercando, el hambre se resuelve sobre la expiración de un contador del umbral o de los similares.

 
Web www.patentalert.com

< Scaleable route redistribution mechanism

< Group and virtual locking mechanism for inter processor synchronization

> Striding-type generation scanning for parallel garbage collection

> Methods, systems, and machine readable programming for interposing front end servers between servers and clients

~ 00091