A process for scheduling computer processor execution of operations in a
plurality of instruction word formats including the steps of arranging
commands into properly formatted instruction words beginning at one end
into a sequence selected to provide the most rapid execution of the
operations, and then rearranging the operations within the plurality of
instruction words from the other end of the sequence into instruction
words selected to occupy the least space in memory.
