Parameter memory for hardware accelerator

   
   

The present invention provides a hardware accelerator of a DSP with a parameter RAM memory for storing the parameters required for the various operating conditions of the accelerator. The hardware accelerator can easily and without modification accommodate design changes such as the need to support additional ADSL lines.

La actual invención provee de un acelerador del hardware de un DSP una memoria ram del parámetro para almacenar los parámetros requeridos para las varias condiciones de funcionamiento del acelerador. La lata del acelerador del hardware fácilmente y sin la modificación acomoda cambios del diseño tales como la necesidad de apoyar líneas adicionales del ADSL.

 
Web www.patentalert.com

< System for facilitating the transfer of management information from a remote mass storage subsystem over a switching fabric or selectively over a private link to a central location for servicing

< System and methods for global access to services for mobile telephone subscribers

> Bus architecture for high reliability communications in computer system

> Sectored least-recently-used cache replacement

~ 00155