A memory unit is described that has a controller coupled to a memory core
through an interface circuit. The interface circuit has a test data input
that receives test data from the controller. The interface circuit also
has a system data input that receives data from a system. The interface
circuit has a data output that is coupled to a data input of the memory
core.
