Method for accessing scan chains and updating EEPROM-resident FPGA code through a system management processor and JTAG bus

   
   

A method of updating programmable device configuration code stored in EEPROMs of a system is operable on complex systems having separate management and system processors. The method includes executing a sequence for updating programmable device configuration code on a management processor of the system including erasing the EEPROMs, writing at least one block of configuration code to the EEPROMs, and checking for errors after writing. The errors checked for include failure of a FIFO to empty. Upon detecting errors, the method includes automatically retrying writes. Embodiments of the method are operable on systems having multiple serial busses interconnecting EEPROMs to a common configuration logic, and on systems having multiple management processors each capable of accessing the common configuration logic.

 
Web www.patentalert.com

< Method and system for periodic trace sampling for real-time generation of segments of call stack trees augmented with call stack position determination

< Cache test sequence for single-ported row repair CAM

> Imaging device and method for use in an autochanger

> Continuous language-based prediction and troubleshooting tool

~ 00174