Hierarchical test circuit structure for chips with multiple circuit blocks
   
   

A hierarchical test control network for an integrated circuit includes a top-level test control circuit block having a chip access port (CAP) controller. The hierarchical test control network also has multiple lower-level test control circuit blocks connected to the top-level test control circuit block in a hierarchical structure. Each of the lower-level test control circuit blocks are a socket access port (SAP) controller. Test operation is transferred downward and upwards within said hierarchical structure.

 
Web www.patentalert.com

< 32 Bit generic asynchronous bus interface using read/write strobe byte enables

< Status register to improve initialization of a synchronous memory

> Scheduled alias resolution

> Residue number system arithmetic circuits with built-in self test
~ 00176