A method for testing an integrated circuit having memory elements which are written
and/or read via an access path to the memory elements from a terminal external
to the circuit. A boundary scan chain is activated to impose and/or observe logic
levels on the integrated circuit inputs/outputs.
