Embodiments of the invention provide a multi-chip system that includes
a first and a second semiconductor memory device. The memory devices are mounted
in a single package. The multi-chip system has a continuous burst read mode of
operation, in which a read operation can be successively carried out without latency
even though an address region moves from the first semiconductor memory device
to the second memory device.
