A method and system for a processor to efficiently accesses a remote First-in
First-out
(FIFO) buffer that is used to record event information. The access involves an
interrupt mechanism when the FIFO transitions from the empty state, a mechanism
for reading a FIFO entry including FIFO state information, and a mechanism for
reading large areas of the FIFO while maintaining the pointers and interrupt protocols.
