Method and apparatus for compensating duty cycle distortion in a data output signal from a memory device by delaying and distorting a reference clock

   
   

A technique for compensating for duty cycle distortion in an output data signal generated by a synchronous dynamic random access memory device (SDRAM) is provided. The output latch of the SDRAM is driven by an output clock signal generated by a delay lock loop (DLL). The output clock signal is phase-shifted relative to a reference clock signal received by the DLL such that the data removed from the output latch is synchronous with the reference clock signal. Further the duty cycle of the output clock signal is adjusted in a phase inverse relationship to the duty cycle distortion introduced by the output latch. As a result, the output data signal has reduced duty cycle distortion.

 
Web www.patentalert.com

< Electrophotographic printer having image charging unit to reduce adhesive force of transferred image and method thereof

< Adaptive motion estimation apparatus and method

> Semiconductor integrated circuit device including semiconductor memory with tester circuit capable of analyzing redundancy repair

> Actuator having a plurality of objective lenses installed in a lens holder used with an optical pickup

~ 00181