Bus interface with a first-in-first-out memory

   
   

A system includes a multithreaded processor. The multithreaded processor includes a plurality of microengines, a memory controller, a first bus interface and a second bus interface. The second bus interface includes a first-in-first-out memory with a plurality of elements to store packet data and packet status. The system also includes a system bus coupled to the first bus interface and a network bus coupled to the second bus interface.

 
Web www.patentalert.com

< Method and apparatus for call recovery after a power cut for a CDMA cellular phone

< Information management system device and method of use for surface maintenance vehicles and equipment

> Error recovery for speculative memory accesses

> Data recovery circuit and method and data receiving system using the same

~ 00182