Technique and structures for camouflaging an integrated circuit structure.
The integrated circuit structure is formed by a plurality of layers of material
having controlled outlines and controlled thicknesses. A layer of dielectric material
of a controlled thickness is disposed among said plurality of layers to thereby
render the integrated circuit structure intentionally inoperable.
