A data processing device comprises a plurality of processors that are to access
a memory system. The memory system comprises at least two memories The data processing
device comprises a bus per memory. The buses are interconnected by at least one
bridge. A processor is connected to a bus, and the data processing device comprises
at least one memory table specifying with which memory an exchange of a data item
between a processor and the memory system must be effected.
