Reducing transitions on address buses using instruction-set-aware system and method

   
   

An instruction-set-aware method for reducing transitions on an irredundant address bus comprises receiving a first address for communication to a memory on an irredundant address bus. The method retrieves an instruction from a memory location indicated by the first address, transmits the instruction on a data bus, and determines a category of the instruction. The method predicts a second address based, at least in part, on the first address, the instruction, and the category of the instruction.

 
Web www.patentalert.com

< Automatic program restructuring to reduce average cache miss penalty

< Mapping of interconnect configuration space

> System and method for filtering write operations to a storage medium containing an operating system image

> Virtual translation lookaside buffer

~ 00187