A pipelined data processor with signal-initiated power management control in
which
a plurality of subcircuits, including pipeline subcircuitry, and circuitry for
generating and controlling at least one clock signal are responsive to at least
one control signal by disabling a clock signal to the pipeline subcircuitry.
