Interleaving apparatus and method for a communication system

   
   

An interleaving apparatus and method for a communication system which can be applied to determine a new interleaver size N=2m(j+1) and addresses of 0 to N-;1, if a given interleaver size N is larger than 2mj and smaller than 2m(j+1), where m represents a first parameter indicating a number of consecutive zero bits from a least significant bit (LSB) to a most significant bit (MSB), and j represents a second parameter corresponding to a decimal value other than said consecutive zero bits. The interleaving apparatus and method sequentially stores N input data bits in an interleaver memory with the new interleaver size N from an address 0 to an address N-;1. The interleaving apparatus and method then executes a Partial Bit Reversal(PBRO)-interleaving the memory with the new interleaver size N, and reads data from the memory by deleting addresses corresponding to addresses of N to N-;1 of the memory before interleaving.

 
Web www.patentalert.com

< Tracking memory page state

< Method for detecting logical addresses of nonvolatile storage medium

> Table management technique

> Data transmission across asynchronous clock domains

~ 00188