Method and apparatus to steer memory access operations in a virtual memory system
A memory management unit (MMU) includes a translation look-aside buffer (TLB)
that
stores memory access steering data within corresponding TLB entries for use in
steering memory access operations.