Instruction processor and programmable logic device cooperative computing arrangement and method

   
   

A method and arrangement for executing instructions of a computer program using a programmable logic device to perform selected functions of the program. Profile data for code segments of the computer program are generated during program execution. Based on the profile data, a code segment is selected for transformation to a hardware implementation. The functionality of the selected code segment is transformed into a configuration bitstream, and the PLD is configured with the configuration bitstream. During program execution, the PLD is activated in lieu of executing the code segment.

 
Web www.patentalert.com

< Method and apparatus for providing an interface to an electronic design of an integrated circuit

< System and method for web co-navigation with dynamic content including incorporation of business rule into web document

> Parameterizing system and method

> Methods and systems to manage and track the states of electronic media

~ 00190