A testing design for flip chip connection process. In one embodiment the testing
design has a substrate, a plurality of connections formed on said substrate, at
least one integrated device and a plurality of bumps formed on said integrated
device, wherein at least one of said bumps is electrically connected to said plurality
of connectors to form an electrical channel.
