Dynamic routing of data to multiple processor complexes. PCI address space
is subdivided among a plurality of processor complexes. Translation table entries
at each processor complex determine which processor complex is to receive a DMA
transfer, thereby enabling routing of DMA data to one I/O hub node while accessing
translation table entries at another I/O hub node. Further, interrupt requests
may be dynamically routed to multiple processor complexes.
