Scheme for reordering instructions via an instruction caching mechanism

   
   

A method and system for storing instructions retrieved from memory in a memory cache to provide said instructions to a processor. First a new instruction is received from the memory. The system then determines whether the new instruction is a start of a basic block of instructions. If the new instruction is the start of a basic block of instructions, the system determines whether the basic block of instructions is stored in the memory cache responsive. If the basic block of instructions is not stored in the memory cache, the system retrieves the basic block of instructions for the new instruction from the memory. The system then stores the basic block of instructions in a buffer. The system then predicts a next basic block of instructions needed by the processor from the basic block of instructions. The system determines whether the next block of instructions is stored in the cache memory and retrieves the next basic block of instructions from the memory if the next block of instructions is not stored in memory.

 
Web www.patentalert.com

< Mechanism for executing computer instructions in parallel

< Method and apparatus for permuting code sequences and initial context of code sequences for improved electrical verification

> Reduction of storage elements in synthesized synchronous circuits

> Method, system, and computer program product for a data propagation platform and applications of same

~ 00195