Method of power consumption reduction in clocked circuits

   
   

A method and apparatus for reducing power consumption of a clocked circuit containing a plurality of latches is provided. A first latch, within the plurality of latches, is located which has more than a predetermined slack. The possibility of substituting an available second latch, that requires less power to operate, is then determined, subject to the constraint that the slack after substitution should still be positive, although it may be less than the predetermined number mentioned above. Where such a possibility is determined to exist, the first latch is then replaced with the available second latch.

 
Web www.patentalert.com

< Apparatus and method for recalibrating a source-synchronous pipelined self-timed bus interface

< Method to partition large code across multiple e-caches

> Storage media scanner apparatus and method providing media predictive failure analysis and proactive media surface defect management

> Verifying proximity of ground vias to signal vias in an integrated circuit

~ 00196