A memory partitioning system for memory of an embedded or auxiliary processor
is
described. Memory regions with different attributes are formed, having specified
cacheability and visibility characteristics. A configurable table describes the
memory regions required by the software running on the auxiliary processor.