An ESD protection circuit includes a field effect transistor device configured
such that current flowing through a hot spot filament formed in a gate region must
flow in a non-linear path from a drain contact to a source contact. Source diffusion
areas are segmented and staggered relative to drain diffusion areas in order to
provide the non-linear current path.