A memory implementing an incremental address counter is sequentially read. An
address
jump includes detecting an address jump signal, incrementing the incremental address
counter, and reading the content of the memory at the incremented address. The
content read at the incremented address is transferred into the incremental address
counter, and the content of the memory is read at the address contained in the
incremental address counter.