Data processing system with naked cache line write operations

   
   

A method for reserving memory buffers for receiving data prior to the actual movement of data on a data processing system. A naked write operation is generated that includes a destination address and an address of the processor generating the write operation. The naked write operation is then issued on the fabric of said data processing system without any accompanying data. The naked write operation is snooped by the memory controller associated with the destination address. The memory controller then provides a response that is sent to the processor. The response sent depends on whether the memory controller is able to allocate a buffer to the naked write operation. When the memory controller is able to allocate a buffer to the naked write operation, the memory controller issues a Null response, which triggers a read operation that sends the corresponding data to the buffer at a later time.

 
Web www.patentalert.com

< Method, system, and data structures for using metadata in updating data in a storage device

< Synchronous signal producing circuit for controlling a data ready signal indicative of end of access to a shared memory and thereby controlling synchronization between processor and coprocessor

> Per cache line semaphore for cache access arbitration

> Efficient data storage system

~ 00199