A circuit design technology which can facilitate timing adjustment for a circuit
whose layout has been designed. The circuit design method including the steps of
entering design data for a circuit including a variable delay cell inserted in
advance at a part where delay adjustment is expected necessary in terms of a circuit
characteristic during an initial layout, analyzing timing of the entered design
data, and correcting the delay in the variable delay cell when an error occurs
as a result of the timing analysis.
