Techniques have been developed whereby likely pointer values are identified at runtime and contents of corresponding storage location can be prefetched into a cache hierarchy to reduce effective memory access latencies. In some realizations, one or more writable stores are defined in a processor architecture to delimit a portion or portions of a memory address space.

 
Web www.patentalert.com

< Method and apparatus for resequencing of packets into an original ordering using multiple resequencing components

< Content addressable memory with hashing function

> Method of detecting remote ground condition

> Security control and communication system and method

~ 00202