A configuration is provided to reduce the difference in characteristics caused between transistors even in the case where the shapes of gate electrodes vary. To do this, a dummy gate contact region disposed on an isolation region between an n-channel type transistor and a p-channel type transistor is provided in a gate electrode in a manner of corresponding to a gate contact region of another gate electrode.

 
Web www.patentalert.com

< Substrate pump ESD protection for silicon-on-insulator technologies

< High performance FET with laterally thin extension

> Solid state imaging device, method of making the same and imaging unit including the same

> Method of making a semiconductor transistor
~ 00202