An electrically programmable memory having floating gate FET cells (10.2) each having a drain electrode (10.10), and a source electrode (10.8); a first voltage source for applying simultaneously to one of the drain and source electrodes of a plurality of cells of the memory a first voltage (AGND)for a programming time, the first voltage being selectable so as to determine the multi-level value programmed into the cell, thereby allowing simultaneous multi-level programming of the plurality of cells; a voltage pluse source for applying to the other of the drain and source electrodes of the plurality of cells a succession of voltage pulses (Vpp) during the programming time; and a programming determiner for determining after each of the succession of the voltage pulses whether the cell is programmed to a desired value.

 
Web www.patentalert.com

< Multilayer ceramic package with low-variance embedded resistors

< Reversible amplifier for optical networks

> Semiconductor device memory cell and method for selectively erasing the same

> Apparatus and method to identify inter-MTA calls

~ 00206