An arbitration circuit adjusts timings of a write request signal from a first external device and a read request signal from a second external device. An RAM performs data write/data read in response to the external write request/read request. A next-state function is provided, which has a function to calculate a write address/read address to be input to the RAM in response to the external write request/read request, and a function to accurately count data stored in a FIFO.

 
Web www.patentalert.com

< Methods and apparatus for automatically determining a call service request

< Method and apparatus for read launch optimizations in memory interconnect

> Management subsystem and method for discovering management device functions

> Dynamic adjustment of overdrive pacing rate based on sensor indicated rate

~ 00206