The present invention includes a method and device for controlling the data length of read and write operations performed on a memory device. The method includes determining a first number of channels available to a memory controller operatively coupled to the memory device; determining a second number representative of the number of populated channels; calculating a burst length based on the first and second numbers; and programming the memory controller to use the burst length as the data length of read and write operations performed on the memory device.

 
Web www.patentalert.com

< Coherency techniques for suspending execution of a thread until a specified memory access occurs

< Diagnostic system integrated with device drivers of an operating system

> Method and apparatus for handling memory refresh and maintenance operations

> Pipelined instruction decoder for multi-threaded processors

~ 00212