A metal layer is formed by means of an electroless plating process, wherein a surface region of an underlying material is catalytically activated in that a catalyst is deposited or incorporated by CVD, PVD or ALD during and/or after the deposition of the underlying material. In this way, superior metal seed layers may be formed even in high aspect ratio vias of metallization structures.

 
Web www.patentalert.com

< Write once read only memory employing floating gates

< Ferro-electric memory device and method of manufacturing the same

> Nonvolatile memory device using semiconductor nanocrystals and method of forming same

> Packaged microelectronic imaging devices and methods of packaging microelectronic imaging devices

~ 00213