The present application describes various embodiments of a method and an apparatus for determining electromigration risks for signal nets in integrated circuits. A model for each one of the global nets connecting various circuit blocks in an integrated circuit is created using circuit blocks' timing model and detailed standard parasitic format representation (DSPF) of each global net. The final layout of the integrated circuit is not necessary to determine the electromigration risks. The models can be generated during the early stages of the design cycle once the DSPF of the global nets is available.

 
Web www.patentalert.com

< Displaying transparency characteristic aids

< System and method for in-situ signal delay measurement for a microprocessor

> System and method for data rights management

> Methodology for fixing Qcrit at design timing impact

~ 00213