An integrated circuit that uses a functional unit that outputs one set of values when in a power saving mode is provided. The functional unit, generally pipelined, is capable of being in the power saving mode dependent on an instruction decode/issue unit, and when in the power saving mode, the functional unit, using power saving mode circuitry, outputs one set of values as seen by components external to the functional unit regardless of the state the functional unit is in when the functional unit is initially put in the power saving mode.

 
Web www.patentalert.com

< System and method for verifying installed software

< System and method for storing and reporting information associated with asserts

> Capacitive sensing employing a repeatable offset charge

> Method for receiver delay detection and latency minimization for a source synchronous wave pipelined interface

~ 00213