A computer system component serves as a burst mode data transfer proxy for bridging
a bus operable in burst transfer mode and a single transfer mode bus. FIFOs, associated
with respective DMA channels, provide a shared area for assembling and disassembling
bursts on behalf of subsystems on the single transfer mode bus. The component also
performs DMA functions.