A cache memory comprises a fetch engine arranged to issue fetch requests for accessing data items from locations in a main memory identified by access addresses in a program being executed, a pre-fetch engine controlled to issue pre-fetch requests for speculatively accessing pre-fetch data items from locations in said main memory identified by addresses which are determined as being a number of locations from respective ones of said access addresses, and a calibrator arranged to selectively vary said number of locations.

 
Web www.patentalert.com

< Computer system with operating system to dynamically adjust the main memory

< Handling of a multi-access instruction in a data processing apparatus

> Distributed content addressable memory

> Partially inclusive snoop filter

~ 00216