A method of forming an array of floating gate memory cells, and an array formed thereby, wherein each memory cell includes an electrical conductive floating gate formed in a trench in a semiconductor substrate, and an electrical conductive control gate having a portion disposed over and insulated from the floating gate. An electrical conductive tunneling gate is disposed over and insulated from the control gate by an insulating layer to form a tri-layer structure permitting both electron and hole charges tunneling through at similar tunneling rate. Spaced apart source and drain regions are formed with the source region disposed adjacent to and insulated from a lower portion of the floating gate, and with the drain region disposed adjacent to and insulated from an upper portion of the floating gate with a channel region formed therebetween and along a sidewall of the trench.

 
Web www.patentalert.com

< Architecture and/or method for using input/output affinity region for flexible use of hard macro I/O buffers

< Dynamic control of wafer processing paths in semiconductor manufacturing processes

> Semiconductor device having at least one source/drain region formed on an isolation region and a method of manufacture therefor

> Use of a lenslet array with a vertically stacked pixel array

~ 00216